PT-2026-22600 · Arm · Arm C1-Pro
Published
2026-03-02
·
Updated
2026-03-02
·
CVE-2026-0995
CVSS v3.1
3.6
Low
| Vector | AV:L/AC:H/PR:L/UI:N/S:U/C:N/I:L/A:L |
Name of the Vulnerable Software and Affected Versions
Arm C1-Pro versions prior to r1p2-50eac0
Description
An issue exists in Arm C1-Pro where, under specific conditions, a TLBI+DSB operation may not guarantee the completion of memory accesses associated with SME. TLBI+DSB is a sequence of instructions used for cache maintenance and memory management. SME likely refers to a security feature related to memory access.
Recommendations
Update to version r1p2-50eac0 or later.
Fix
Race Condition
Found an issue in the description? Have something to add? Feel free to write us 👾
Weakness Enumeration
Related Identifiers
Affected Products
Arm C1-Pro